DESIGN OF A LOW-POWER TRUE SINGLE-PHASE CLOCKED FLIP-FLOP FOR HIGH-PERFORMANCE VLSI SYSTEMS
DOI: 
SHARE THIS ARTICLE
DOWNLOAD ARTICLE
REVIEW REPORT
CITE THIS ARTICLE
Flip-flops (FFs) are fundamental sequential elements in digital systems, and their power consumption significantly influences overall system efficiency. This work presents an energy-efficient True Single-Phase Clocked (TSPC) flip-flop designed for high-performance and low-power applications. The proposed design incorporates an input-aware conditional pre-charge mechanism, which activates only when required, thereby reducing unnecessary switching activity and dynamic power consumption. Furthermore, transistor-level optimization and floating node analysis are employed to enhance energy efficiency without incurring substantial area overhead. Post-layout simulation results demonstrate that the proposed flip-flop achieves a power reduction of up to 84.37% compared to a conventional Transmission Gate Flip-Flop (TGFF) at a 1 V supply voltage under 10% switching activity. The power savings further improve to 98.53% under zero data activity conditions. In addition to power efficiency, the design achieves a 17.6% reduction in clock-to-Q delay, making it suitable for high-speed applications. These results highlight the effectiveness of the proposed TSPC flip-flop for next-generation low-power VLSI systems.
Keywords
Article Information
Article Metrics
HOW TO CITE
Copy
Parvathi, B. L. (2026). Design of a Low-Power True Single-Phase Clocked Flip-Flop for High-Performance VLSI Systems. International Journal of Science, Strategic Management and Technology, 02(05). https://doi.org/10.55041/ijsmt.v2i4.650
Parvathi, Bhimireddi. "Design of a Low-Power True Single-Phase Clocked Flip-Flop for High-Performance VLSI Systems." International Journal of Science, Strategic Management and Technology, vol. 02, no. 05, 2026, pp. . doi:https://doi.org/10.55041/ijsmt.v2i4.650.
Parvathi, Bhimireddi. "Design of a Low-Power True Single-Phase Clocked Flip-Flop for High-Performance VLSI Systems." International Journal of Science, Strategic Management and Technology 02, no. 05 (2026). https://doi.org/https://doi.org/10.55041/ijsmt.v2i4.650.
References
2.Parekh, P.,F. Yuan, and Y. Zhou."Area/Power-Efficient True-Single Phase-Clock D-Flip-Flops with Improved Meta stability." Proceedings of the IEEE International Mid west Symposium on Circuits and Systems(MWSCAS), Aug. 2020, pp. 182-185.
3.Krishna, M. V.,M. A. Do,K. S. Yeo,C. C. Boon,and W.M. Lim."Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Pre scaler." IEEE Transactions on Circuits and Systems I:Regular Papers, vol. 57, no. 1, Jan. 2010, pp. 72-82.
4.Ginosar,R."Metastability and Synchronizers: A Tutorial." IEEE Design & Test of Computers, vol.28,no.5, Sep./Oct. 2011, pp. 23-35.
5.Stojanovic, V., and V. G. Oklobdzija. "Comparative Analysis of Master Slave Latches and Flip-Flops for High- Performance and Low-Power Systems."IEEE Journal of Solid-State Circuits, vol. 34, no. 4, Apr. 1999, pp. 536-548.
6.Tekeste, T. ,H. Saleh, B. Mohammad,A. Khandoker, and M.Ismail."A Nano-Watt ECG Feature Extraction Engine in 65-nm Technology." IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65,no.8, Aug. 2018, pp. 1099-1103.
7.Tekeste, T., H. Saleh, B. Mohammad, and M. Ismail. "Ultra-Low Power QRS Detection and ECG Compression Architecture for IoT Healthcare Devices." IEEE Transactions on Circuits and Systems I:Regular Papers, vol. 66, no. 2, Feb. 2019, pp. 669-679.
8.Pullini,A.,D.Rossi,I.Loi,G.Tagliavini,andL.Benini. "Mr. Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing. "IEEE Journal of Solid-State Circuits,vol.54,no.7,Jul.2019,pp.1970-1981.
9.Cerqueira,J. P., T. J. Repetti,Y. Pu, S. Priyadarshi, M.A. Kim,and M.Seok. "Catena:A Near-Threshold,Sub-0.4- mW, 16-Core Programmable Spatial Array Accelerator for the Ultra low-Power Mobile and Embedded Internet of Things."IEEE Journal of Solid-State Circuits,vol.55,no. 8, Aug. 2020, pp. 2270-2284
10.Lee,J.,etal."A Self-Tuning IoT Processor Using Leakage- Ratio Measurement for Energy-Optimal Operation."IEEE Journal of Solid-State Circuits, vol. 55, no. 1, Jan. 2020,pp.87-97.
Ethics and Compliance
Indexed In
Similar Articles
Previous Article
